Abstract
INTRODUCTION
High resolution, high speed CMOS ADCs are used for scanners, high definition TVs, medical equipment, camcorders and radar systems and are limited to 10 bits because of various reasons. In this work, a fully differential 10 bit ADC was implemented using an inherent digital error correction technique. The fully differential Folded Cascode op-amp architecture is used. Power dissipation in op-amp can be reduced by reducing either supply voltage or total current in the circuit or by reducing the both [10] . As the input current is lowered though power dissipation is reduced, the dynamic range is degraded. As the supply voltage decreases, it also becomes increasingly difficult to keep transistors in saturation with the voltage headroom available. The design takes care of power optimization at every level of design. The block diagram of general Pipelined ADC is shown in Fig. (1) . Each stage contains a S/H circuit, a low resolution A/D subconverter, a low resolution D/A converter and a differencing fixed gain amplifier. Flash and subranging architectures need exponential rather than linear increase in area to increase their resolution and also require trimming and calibration. But for pipelined converters, area is small and is linearly related to the resolution because the resolution can be increased by adding stages to the end of the pipeline without increasing the number of clock phases required per conversion.
OP-AMP REQUIREMENTS FOR ADCS
The typical gain and phase responses of an op-amp are shown in fig.(2) . The bandwidth and gain characteristics are crucial in the design of data converters. The op-amp is preferred to have 90 o phase margin over full load conditions and process variations to avoid second order step response and its associated ringing. 
Folded Cascode Op-Amp
Modern integrated CMOS op-amps are designed to drive capacitive loads [7] [8] . With only a capacitive load it is not necessary to use a buffer at the output for a low impedance node. Therefore, it is possible to design op-amps at higher speeds and larger voltage swings than those which drives resistive loads. These improvements are achieved with a single high impedance node at the output that drives only capacitive loads. For folded cascode op-amps the compensation is achieved by C L itself and it is dominant pole compensation. As C L increases, the op-amp stability improves but is slowed down. The folded cascode op-amp schematic is shown in Fig. ( 3 ) . The dominant pole of the op-amp is at 1 / 2 ∏ R out C L . Parasitic poles exist at M7/M8 & M9/M10 combination. These parasitic poles must be larger than the unity gain frequency of the op-amp given by
For the required unity gain frequency and for a given transistor g m, C L is evaluated using eq. (2).
Biasing circuit
The bias voltages are generated using the circuit shown in fig. (4) . The circuit basically has two wide swing current mirrors. M1 and M2 are sized ¼ of the size of other MOSFETs. If current through resistor, I = 5uA, then this biasing scheme results in 5uA to flow in M13 and M14 of figure 3. MOSFETs M1, M2 and M7-M12 will carry 5 uA of drain current. MOSFETs M5/M6 must now carry 7.5 uA. This biasing scheme gives maximum swing at the drains of M8/M10. The currents in M5-M6 are 7.5uA. The CMFB circuit must adjust the gate drive of M5 and M6 so that they provide 7.5 uA of current in them. 
CMFB circuit
The common mode feedback circuit is shown in figure 5 . Figure 6 . Fully differential sample and hold circuit At t1, the switch Φ1 opens and for a very short duration t 3 →t 1 , the op-amp is in open loop [2] [5] .
SAMPLE AND HOLD CIRCUIT
As the top plate of C H is at gnd, the charge injection and capacitive feed through resulting from turning OFF of Φ3 switches becomes independent of input signal. When Φ2 switch turns OFF, the charge injection will flow into the low impedance vin and not into the right side of Φ2 as this impedance is large. This leaves the voltage across capacitor unaffected by the charge injection resulting from the turning OFF of the switches. This sequence of turning OFF of the switches is called bottom plate sampling. The fully differential Sample and Hold implementation is shown in fig. (7) . We can determine the input/output relationship of sample and hold circuit by evaluating The difference between Qin (when Φ1 is ON ) and Qin ( when Φ3 is ON is transferred to Cf when Φ3 goes high. Since the charge must be conserved, 
1.5 BITS / STAGE
Pipelined ADCs get their final resolution using a series of cascaded lower resolution stages [3] [8] [9] . For example, a 12 bit ADC can be a cascade of four 3-bit stages. Many designers are comfortable with 3-bit flash ADCs. However, 1.5 bits / stage is also becoming increasingly popular. For high speed converters there is an advantage of going for minimum stage resolution. It minimises the interstage gain required, which in turn maximises the bandwidth, since gain bandwidth product is a constant for a given technology. 
Vin
Range B1 B0 DAC o/p Analog residue o/p Vin > Vu
The implementation of 1.5bits/stage is shown in fig. 9 ( a ). A resistor string provides voltage division to create reference voltages. All other high accuracy operations such as multiply-by-two are achieved by capacitor ratios. The sample and hold circuit and multiply-by-two amplifier can be combined to form a multiplying DAC ( MDAC ). The cascaded MDAC outputs are passed through latches before fed to the redundancy bit removal circuit as shown in figure11.
Redundancy bit removal algorithm
The probable error sources in data converters include offset voltages in comparators and op-amps, gain error in amplifier, nonlinearity in converter and others. Many of these errors are corrected by this algorithm [8] [9]. To generate the final code, the two bit codes generated by each stage are added in a systematic way. For example, as highlighted in table 2, for Vin = 1.33V, the codes generated by successive stages are 10, 10 and 00. Table 2 . Development of error corrected output code These bits must be added as follows to generate the final 3 bit code.
1 0 + 1 0 + 0 0 _____________ 1 1 0 0 _____________ Discard LSB and the final digital code is 110 for the case Vin = 1.33V. The circuit to implement this algorithm is shown in fig. (10) .
Figure10. Implementation of redundancy bit removal algorithm
RESULTS
The gain and phase margin curves are as shown in figure11 where the gain in 75dB and the unity gain frequency is 200MHz at a phase margin of 88 0 . The differential outputs of 100Msps sample and hold circuit with a gain of two are shown in figure12. 
